Warning: chmod(): Operation not permitted in /var/www/hopeinstoughton_www/wp-content/plugins/simple-universal-google-analytics/main.php on line 8 [0] in function chmod in /var/www/hopeinstoughton_www/wp-content/plugins/simple-universal-google-analytics/main.php on line 8 [1] in function include_once in /var/www/hopeinstoughton_www/wp-settings.php on line 560 [2] in function require_once in /var/www/hopeinstoughton_www/wp-config.php on line 85 [3] in function require_once in /var/www/hopeinstoughton_www/wp-load.php on line 50 [4] in function require_once in /var/www/hopeinstoughton_www/wp-blog-header.php on line 13 [5] in function require in /var/www/hopeinstoughton_www/index.php on line 17
| Server IP : 94.177.8.99 / Your IP : 216.73.217.165 Web Server : Apache/2.4.58 (Ubuntu) System : Linux aries 6.8.0-134-generic #134-Ubuntu SMP PREEMPT_DYNAMIC Fri Jun 26 18:43:11 UTC 2026 x86_64 User : www-data ( 33) PHP Version : 8.1.34 Disable Function : NONE MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : OFF Directory : /usr/src/linux-headers-6.8.0-136-generic/arch/x86/include/asm/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0-only */ /* * imr.h: Isolated Memory Region API * * Copyright(c) 2013 Intel Corporation. * Copyright(c) 2015 Bryan O'Donoghue <pure.logic@nexus-software.ie> */ #ifndef _IMR_H #define _IMR_H #include <linux/types.h> /* * IMR agent access mask bits * See section 12.7.4.7 from quark-x1000-datasheet.pdf for register * definitions. */ #define IMR_ESRAM_FLUSH BIT(31) #define IMR_CPU_SNOOP BIT(30) /* Applicable only to write */ #define IMR_RMU BIT(29) #define IMR_VC1_SAI_ID3 BIT(15) #define IMR_VC1_SAI_ID2 BIT(14) #define IMR_VC1_SAI_ID1 BIT(13) #define IMR_VC1_SAI_ID0 BIT(12) #define IMR_VC0_SAI_ID3 BIT(11) #define IMR_VC0_SAI_ID2 BIT(10) #define IMR_VC0_SAI_ID1 BIT(9) #define IMR_VC0_SAI_ID0 BIT(8) #define IMR_CPU_0 BIT(1) /* SMM mode */ #define IMR_CPU BIT(0) /* Non SMM mode */ #define IMR_ACCESS_NONE 0 /* * Read/Write access-all bits here include some reserved bits * These are the values firmware uses and are accepted by hardware. * The kernel defines read/write access-all in the same way as firmware * in order to have a consistent and crisp definition across firmware, * bootloader and kernel. */ #define IMR_READ_ACCESS_ALL 0xBFFFFFFF #define IMR_WRITE_ACCESS_ALL 0xFFFFFFFF /* Number of IMRs provided by Quark X1000 SoC */ #define QUARK_X1000_IMR_MAX 0x08 #define QUARK_X1000_IMR_REGBASE 0x40 /* IMR alignment bits - only bits 31:10 are checked for IMR validity */ #define IMR_ALIGN 0x400 #define IMR_MASK (IMR_ALIGN - 1) int imr_add_range(phys_addr_t base, size_t size, unsigned int rmask, unsigned int wmask); int imr_remove_range(phys_addr_t base, size_t size); #endif /* _IMR_H */