Warning: chmod(): Operation not permitted in /var/www/hopeinstoughton_www/wp-content/plugins/simple-universal-google-analytics/main.php on line 8 [0] in function chmod in /var/www/hopeinstoughton_www/wp-content/plugins/simple-universal-google-analytics/main.php on line 8 [1] in function include_once in /var/www/hopeinstoughton_www/wp-settings.php on line 560 [2] in function require_once in /var/www/hopeinstoughton_www/wp-config.php on line 85 [3] in function require_once in /var/www/hopeinstoughton_www/wp-load.php on line 50 [4] in function require_once in /var/www/hopeinstoughton_www/wp-blog-header.php on line 13 [5] in function require in /var/www/hopeinstoughton_www/index.php on line 17
| Server IP : 94.177.8.99 / Your IP : 216.73.217.165 Web Server : Apache/2.4.58 (Ubuntu) System : Linux aries 6.8.0-134-generic #134-Ubuntu SMP PREEMPT_DYNAMIC Fri Jun 26 18:43:11 UTC 2026 x86_64 User : www-data ( 33) PHP Version : 8.1.34 Disable Function : NONE MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : OFF Directory : /usr/src/linux-headers-6.8.0-136-generic/arch/m68k/include/asm/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0 */ /****************************************************************************/ /* * mcfpit.h -- ColdFire internal PIT timer support defines. * * (C) Copyright 2003, Greg Ungerer (gerg@snapgear.com) */ /****************************************************************************/ #ifndef mcfpit_h #define mcfpit_h /****************************************************************************/ /* * Define the PIT timer register address offsets. */ #define MCFPIT_PCSR 0x0 /* PIT control register */ #define MCFPIT_PMR 0x2 /* PIT modulus register */ #define MCFPIT_PCNTR 0x4 /* PIT count register */ /* * Bit definitions for the PIT Control and Status register. */ #define MCFPIT_PCSR_CLK1 0x0000 /* System clock divisor */ #define MCFPIT_PCSR_CLK2 0x0100 /* System clock divisor */ #define MCFPIT_PCSR_CLK4 0x0200 /* System clock divisor */ #define MCFPIT_PCSR_CLK8 0x0300 /* System clock divisor */ #define MCFPIT_PCSR_CLK16 0x0400 /* System clock divisor */ #define MCFPIT_PCSR_CLK32 0x0500 /* System clock divisor */ #define MCFPIT_PCSR_CLK64 0x0600 /* System clock divisor */ #define MCFPIT_PCSR_CLK128 0x0700 /* System clock divisor */ #define MCFPIT_PCSR_CLK256 0x0800 /* System clock divisor */ #define MCFPIT_PCSR_CLK512 0x0900 /* System clock divisor */ #define MCFPIT_PCSR_CLK1024 0x0a00 /* System clock divisor */ #define MCFPIT_PCSR_CLK2048 0x0b00 /* System clock divisor */ #define MCFPIT_PCSR_CLK4096 0x0c00 /* System clock divisor */ #define MCFPIT_PCSR_CLK8192 0x0d00 /* System clock divisor */ #define MCFPIT_PCSR_CLK16384 0x0e00 /* System clock divisor */ #define MCFPIT_PCSR_CLK32768 0x0f00 /* System clock divisor */ #define MCFPIT_PCSR_DOZE 0x0040 /* Clock run in doze mode */ #define MCFPIT_PCSR_HALTED 0x0020 /* Clock run in halt mode */ #define MCFPIT_PCSR_OVW 0x0010 /* Overwrite PIT counter now */ #define MCFPIT_PCSR_PIE 0x0008 /* Enable PIT interrupt */ #define MCFPIT_PCSR_PIF 0x0004 /* PIT interrupt flag */ #define MCFPIT_PCSR_RLD 0x0002 /* Reload counter */ #define MCFPIT_PCSR_EN 0x0001 /* Enable PIT */ #define MCFPIT_PCSR_DISABLE 0x0000 /* Disable PIT */ /****************************************************************************/ #endif /* mcfpit_h */